Abstract: This paper presents design and simulation of switched resistor (SR) ∆∑ ADC in analog mixed signal (AMS) environment.
Introduction
Now, Analog-to-digital converters (ADCs) are the backbone for building signal processing and communication systems blocks. That is because most of the signals in their natural form are analog hence signal in digital format can be easily stored and recall. ADC is preferred to be designed in low power and high speed in order to achieve long battery life for portable system. Also minimum number of battery cells reduces the volume and weight of the system [1] .
There are many types of ADCs such as flash ADC, successive approximation, and ∆∑ ADC. These types are different in features as shown in table 1. Also, each one has its own advantage and dis advantage. Flash ADC is the fastest but requires large number of comparator, then a large silicon area and also power dissipated. Successive approximation has high speed with medium resolution [1] . ∆∑ ADC is an over sampling converters. The benefit of ∆∑ ADC is using signal processing techniques in place of complex and precise analog components, which achieve high resolution. It involves only 15 percent of analog components , thus making it a good choice to realize embedded ADC interfaces in modern systems-on-chip (SoCs) [2] . 
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1 st order SR ∆∑ Modulator
The ∆∑ Modulator is established from known delta modulator. The name (sigma) comes from the summing integrator in front of delta modulator. Fig.3 shows a block diagram of 1 st order∆∑ Modulator [4] . Analog filters are key building blocks in many systems. Like many other analog circuits, traditional filters are adversely affected by a low supply voltage. One of the most fundamental low-voltage issues in analog design is the reduction in available signal swing. To achieve the same dynamic range as their high-voltage counterparts, lowvoltage circuits must achieve better noise and distortion performance. This is difficult because low-voltage operation will increase the nonlinearity, leading to more distortion.
Conventional switched-capacitor (SC) filters have difficulty working at low supply voltages because of the floating switch in the signal path.
Continuous-time (CT) filters are also strongly affected by a low supply voltage. One of the most critical issues in integrated CT filters is the corner frequency deviation caused by variations in process, voltage and temperature.
To suppress this time-constant variation, a SR filter (integrator) is often used.
The tuning range will be changed by varying duty cycle of the clock as stated in eq. (1) [5] .
The order of modulator is determined by the order of used integrator.
Then, the using SR technique, circuit complexity is reduced, and no need to change the topology. Moreover the nonlinearity is reduced [13] . By applying sine wave as input to the modulator, the output is 1-bit digital data. As the input increases, the positive digital data width will increase. At the peak of the sine wave the positive pulse width has the maximum width. As the input decreases, the positive digital data width will decrease. When the input reaches zero the positive digital data width becomes equal to the negative digital data width. As the sine wave decreases below zero, the negative pulse width of the output will increase. The average value of the output follows the analog input [6] . Fig.7 shows the output of 1 st order single bit SR ∆∑ modulator with OSR of 64 at 2 kHz sine wave input. The power dissipation of modulator is 0.935 mW by SystemVision 
Digital Decimation filter
The main objective of digital decimation filter is to remove out of band quantization noise, increase resolution bits, and down sampling. The 1-bit modulator stream is digitally filtered to obtain an N-bit representation of the analog input.
In simplified terms the 1-bit modulator stream is accumulated over (K) sampling cycles and divided by (K), where (K) is the oversampling ratio. This yields a decimated value which is the average value of bit stream from the modulator.
A preferred decimation filter can be realized using cascaded integrator comb filter (CIC) with transfer function given by eq. (9).
Where L is the filter order, in this work L=2 for 1 st order modulator. There is much architecture for implementing CIC filter such as polyphase structure, non-recursive structure, and IIR-FIR structure.
The IIR-FIR structure provides the lowest area by increasing oversampling ratio compared with others [9] . So in this paper the IIR-FIR is chosen. From eq. (9), the numerator represents the transfer function of a differentiator and dominator represents transfer function of integrator. A simple block diagram of CIC that follows eq. (9) The differentiator circuit needs K (oversampling ratio) delay elements, which are implemented using registers. The number of delay elements increases as oversampling ratio will increase, and as well the number of registers bits that are used to store the data. This type of implementation becomes Complex and requires more area as we go for higher order and higher sampling rates. This problem can be overcome by implementing a decimation stage between the integrator and Differentiator stages as shown in Fig.9 [10]. A clock divider is needed for both down sampling and differentiator. By operating the differentiator at lower frequencies, a reduction in the power consumption is achieved.
To generate the required clock output for the differentiator of the CIC filter. As 64 =26, N=6, we need 6-stage T-flip flops to achieve a frequency division by 64. Whenever the input and output of a T-flip flop are given as inputs to an AND gate, only the ON time of the input clock is transmitted to the output. The output of the AND gate remains at logic "1" during this ON time only [10] . There is a chance of register overflow and data may be lost.
To avoid this problem of register overflow, 2's complement coding scheme is used. By using the 2"s complement number representation, the data will not be lost due to register overflow as long as the register used to store the data is long enough to store the largest word given by Kx2N. Here N is the number of input bits to that particular integrator stage.
Internal word width (W) needed to ensure not run time overflow is estimated from eq. (2) [10].
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In our case W=14. Then a coder 2's complement circuit is needed to convert a single bit of modulator output to 14 2's complement bits as illustrated in table 2. 
Experimental results
The output of the CIC is a two"s complement 14-bit data. This data has to be converted into binary form and also the least significant bits should be dropped in order to achieve the required resolution as given in eq. (3) (4) In equation (3)& (4), N inc is the increase in resolution and K is the oversampling ratio. So, for K=64, the output resolution achieved is 10 bits. Hence, we select 11-Bits (1-sign bit +10 resolution bits) from the 14-bit output of the differentiator and drop the lower 3 bits [11] .
The applied sine wave input to the ADC is .8Vp-p, 2 kHz with a bandwidth of 4 kHz and the applied oversampling clock frequency is 512 kHz.
In the first case, since the output frequency is at 8 kHz and the input signal is at 2 kHz, there exist four output data words in one clock cycle of the input signal. Fig.15 shows Experimental results showing the four waveforms for digital output codes. 
Substituting the previous value in equation (5) the resulted value is 0.00039. The output of the CIC filter is in 2's complement form. The desired 11-Bits output is converted from 2"s complement to equivalent binary form and actual analog voltage (by multiplying 1 LSB with decimal value). Table 3 , which shows the 11-Bit 2's complement output, binary output, its decimal equivalent, and the actual analog voltage. 
Conclusion
A SR 1 st order ∆∑ modulator and 2 nd order CIC decimation filter have been designed using VHDL_AMS Mentor Graphics tools. The SR ADC has been obtained resolution 10-Bit using 64 Oversampling ratio. The SR integrator used in ∆∑ modulator offers component reduction and tunable ability. The power dissipated of 1 st order SR ∆∑ modulator is 0.935mW.
